## MC74HC4060A

## 14-Stage Binary Ripple Counter With Oscillator

## High-Performance Silicon-Gate CMOS

The MC74HC4060A is identical in pinout to the standard CMOS MC14060B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of 14 master-slave flip-flops and an oscillator with a frequency that is controlled either by a crystal or by an RC circuit connected externally. The output of each flip-flop feeds the next and the frequency at each output is half of that of the preceding one. The state of the counter advances on the negative-going edge of the Osc In. The active-high Reset is asynchronous and disables the oscillator to allow very low power consumption during stand-by operation.

State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may have to be gated with Osc Out 2 of the HC4060A.

## Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: $1 \mu \mathrm{~A}$
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With JEDEC Standard No. 7A Requirements
- Chip Complexity: 390 FETs or 97.5 Equivalent Gates
- $\mathrm{Pb}-$ Free Packages are Available*
0 N


## ON Semiconductor ${ }^{\circledR}$

## http://onsemi.com

|  |  | MARKING DIAGRAMS |
| :---: | :---: | :---: |
|  | PDIP-16 N SUFFIX CASE 648 | 16 <br>  <br> MC74HC4060AN O AWLYYWW叫 1 |
|  | SOIC-16 <br> D SUFFIX <br> CASE 751B |  |
|  | TSSOP-16 DT SUFFIX CASE 948F |  |
|  | $\begin{gathered} \text { SOEIAJ-16 } \\ \text { F SUFFIX } \\ \text { CASE } 966 \end{gathered}$ |  |

A = Assembly Location
L, WL = Wafer Lot
Y, YY = Year
W, WW = Work Week
G $\quad=\mathrm{Pb}-$ Free Package

- $\quad=$ Pb-Free Package
(Note: Microdot may be in either location)

ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

[^0]FUNCTION TABLE

| Clock | Reset | Output State |
| :---: | :---: | :---: |
| $\sim$ | L | No Change |
| $\sim$ | L | Advance to Next State |
| X | H | All Outputs Are Low |

Pinout: 16-Lead Plastic Package (Top View)


## ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :--- | :--- |
| MC74HC4060AN | PDIP-16 | 500 Units / Box |
| MC74HC4060ANG | PDIP-16 <br> (Pb-Free) | 500 Units / Box |
| MC74HC4060AD | SOIC-16 | 48 Units / Rail |
| MC74HC4060ADG | SOIC-16 <br> (Pb-Free) | 48 Units / Rail |
| MC74HC4060ADR2 | SOIC-16 | 2500 Units / Reel |
| MC74HC4060ADR2G | SOIC-16 <br> (Pb-Free) | 2500 Units / Reel |
| MC74HC4060ADT | TSSOP-16* | 96 Units / Rail |
| MC74HC4060ADTG | TSSOP-16* | 96 Units / Rail |
| MC74HC4060ADTR2 | TSSOP-16* | 2500 Units / Reel |
| MC74HC4060ADTR2G | TSSOP-16* | 2500 Units / Reel |
| MC74HC4060AFEL | SOEIAJ-16 | 2000 Units / Reel |
| MC74HC4060AFELG | SOEIAJ-16 <br> (Pb-Free) | 2000 Units / Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*This package is inherently $\mathrm{Pb}-$ Free.

## MC74HC4060A

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {in }}$ | DC Input Voltage (Referenced to GND) | -0.5 to $V_{C C}+0.5$ | V |
| $V_{\text {out }}$ | DC Output Voltage (Referenced to GND) | -0.5 to $V_{C C}+0.5$ | V |
| $1{ }_{\text {in }}$ | DC Input Current, per Pin | $\pm 20$ | mA |
| $\mathrm{I}_{\text {out }}$ | DC Output Current, per Pin | $\pm 25$ | mA |
| Icc | DC Supply Current, $\mathrm{V}_{\mathrm{CC}}$ and GND Pins | $\pm 50$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air, Plastic DIP $\dagger$ <br>   <br>   <br> SOIC Package $\dagger$  <br> TSSOP Package $\dagger$  | $\begin{aligned} & 750 \\ & 500 \\ & 450 \end{aligned}$ | mW |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -65 to + 150 | ${ }^{\circ} \mathrm{C}$ |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP, SOIC or TSSOP Package | 260 | ${ }^{\circ} \mathrm{C}$ |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $V_{\text {out }}$ should be constrained to the range $\mathrm{GND} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{CC}}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{CC}}$ ). Unused outputs must be left open.

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.
$\dagger$ Derating - Plastic DIP: - $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
SOIC Package: $-7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
TSSOP Package: $-6.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).
RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | $2.5^{*}$ | 6.0 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range, All Package Types | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise/Fall Time | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ | 0 | 1000 |
|  | (Figure 1) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 0 | 500 |
|  |  | $\mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ | 0 | 400 |

*The oscillator is guaranteed to function at 2.5 V minimum. However, parametrics are tested at 2.0 V by driving Pin 11 with an external clock source.

DC CHARACTERISTICS (Voltages Referenced to GND)

| Symbol | Parameter | Condition | $\begin{gathered} \mathrm{v}_{\mathrm{cc}} \\ \mathbf{V} \end{gathered}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85{ }^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High-Level Input Voltage | $\begin{aligned} & \mathrm{V}_{\text {out }}=0.1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ & \left.\right\|_{\text {out }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 1.50 \\ & 2.10 \\ & 3.15 \\ & 4.20 \end{aligned}$ | $\begin{aligned} & 1.50 \\ & 2.10 \\ & 3.15 \\ & 4.20 \end{aligned}$ | $\begin{aligned} & 1.50 \\ & 2.10 \\ & 3.15 \\ & 4.20 \end{aligned}$ | V |
| VIL | Maximum Low-Level Input Voltage | $\begin{aligned} & \mathrm{V}_{\text {out }}=0.1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ & \mathrm{I}_{\text {out }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.50 \\ & 0.90 \\ & 1.35 \\ & 1.80 \end{aligned}$ | $\begin{aligned} & 0.50 \\ & 0.90 \\ & 1.35 \\ & 1.80 \end{aligned}$ | $\begin{aligned} & 0.50 \\ & 0.90 \\ & 1.35 \\ & 1.80 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High-Level Output Voltage (Q4-Q10, Q12-Q14) | $\begin{array}{\|ll\|} \hline \begin{array}{l} V_{\text {in }}=V_{I H} \text { or } V_{I L} \\ \\|_{\text {out }} \leq 20 \mu \mathrm{~A} \end{array} & \\ \hline V_{\text {in }}=V_{I H} \text { or } V_{I L} & \\|_{\text {out }} \leq 2.4 \mathrm{~mA} \\ & \begin{array}{l} \\|_{\text {out }} \leq 4.0 \mathrm{~mA} \\ \\ \\ \\|_{\text {out }} \leq 5.2 \mathrm{~mA} \end{array} \end{array}$ | 2.0 <br> 4.5 <br> 6.0 <br> 3.0 <br> 4.5 <br> 6.0 | 1.9 <br> 4.4 <br> 5.9 <br> 2.48 <br> 3.98 <br> 5.48 | $\begin{aligned} & \hline 1.9 \\ & 4.4 \\ & 5.9 \\ & \hline 2.34 \\ & 3.84 \\ & 5.34 \end{aligned}$ | 1.80 <br> 1.9 <br> 4.4 <br> 5.9 <br> 2.20 <br> 3.70 <br> 5.20 | V |

DC CHARACTERISTICS (Voltages Referenced to GND)

| Symbol | Parameter | Condition |  | $\mathrm{v}_{\mathbf{c c}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85{ }^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| VoL | Maximum Low-Level Output Voltage (Q4-Q10, Q12-Q14) | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\text {out }} \leq 20 \mu \mathrm{l} \end{aligned}$ |  |  | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | V |
|  |  | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & \left\|\left.\right\|_{\text {out }} \leq 2.4 \mathrm{~mA}\right. \\ & \\ & \left\|\left.\right\|_{\text {out }} \leq 4.0 \mathrm{~mA}\right. \\ & \left\|\left.\right\|_{\text {out }}\right\| \leq 5.2 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.26 \\ & 0.26 \\ & 0.26 \end{aligned}$ | $\begin{aligned} & 0.33 \\ & 0.33 \\ & 0.33 \end{aligned}$ | $\begin{aligned} & 0.40 \\ & 0.40 \\ & 0.40 \end{aligned}$ |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High-Level Output Voltage (Osc Out 1, Osc Out 2) | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{CC}} \text { or GND } \\ & \left.\right\|_{\text {out }} \leq 20 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ | V |  |
|  |  | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {cC }}$ or GND | $\begin{aligned} & \left\|\left.\right\|_{\text {out }}\right\| \leq 0.7 \mathrm{~mA} \\ & \left\|\left.\right\|_{\text {out }} \leq 1.0 \mathrm{~mA}\right. \\ & \left\|\left.\right\|_{\text {out }} \leq 1.3 \mathrm{~mA}\right. \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 2.48 \\ & 3.98 \\ & 5.48 \end{aligned}$ | $\begin{aligned} & 2.34 \\ & 3.84 \\ & 5.34 \end{aligned}$ | $\begin{aligned} & 2.20 \\ & 3.70 \\ & 5.20 \end{aligned}$ |  |  |
| $\mathrm{V}_{\text {OL }}$ | Maximum Low-Level Output Voltage (Osc Out 1, Osc Out 2) | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{CC}} \text { or GND } \\ & \left.\right\|_{\text {out }} \leq 20 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | V |  |
|  |  | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {CC }}$ or GND | $\begin{aligned} & \left\|\left.\right\|_{\text {out }} \leq 0.7 \mathrm{~mA}\right. \\ & \left\|\left.\right\|_{\text {out }} \leq 1.0 \mathrm{~mA}\right. \\ & \left\|\left.\right\|_{\text {out }}\right\| \leq 1.3 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.26 \\ & 0.26 \\ & 0.26 \end{aligned}$ | $\begin{aligned} & 0.33 \\ & 0.33 \\ & 0.33 \end{aligned}$ | $\begin{aligned} & 0.40 \\ & 0.40 \\ & 0.40 \end{aligned}$ |  |  |
| $\mathrm{l}_{\text {in }}$ | Maximum Input Leakage Current | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {cc }}$ or GND |  | 6.0 | $\pm 0.1$ | $\pm 1.0$ | $\pm 1.0$ | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{cc}}$ | Maximum Quiescent Supply Current (per Package) | $\begin{aligned} & V_{\text {in }}=V_{C C} \text { or GND } \\ & I_{\text {out }}=0 u A \end{aligned}$ |  | 6.0 | 4 | 40 | 160 | $\mu \mathrm{A}$ |  |

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

AC CHARACTERISTICS $\left(C_{L}=50 \mathrm{pF}\right.$, Input $\left.\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}\right)$

| Symbol | Parameter | $\stackrel{\mathrm{v}_{\mathrm{cc}}}{\mathrm{~V}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85{ }^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Clock Frequency (50\% Duty Cycle) (Figures 1 and 4) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 10 \\ & 30 \\ & 50 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 14 \\ & 28 \\ & 45 \end{aligned}$ | $\begin{aligned} & \hline 8.0 \\ & 12 \\ & 25 \\ & 40 \end{aligned}$ | MHz |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}}, \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Maximum Propagation Delay, Osc In to Q4* (Figures 1 and 4) | $\begin{aligned} & \hline 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 300 \\ & 180 \\ & 60 \\ & 51 \end{aligned}$ | $\begin{gathered} 375 \\ 200 \\ 75 \\ 64 \end{gathered}$ | $\begin{gathered} 450 \\ 250 \\ 90 \\ 75 \end{gathered}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}}, \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Maximum Propagation Delay, Osc In to Q14* (Figures 1 and 4) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 500 \\ & 350 \\ & 250 \\ & 200 \end{aligned}$ | $\begin{aligned} & 750 \\ & 450 \\ & 275 \\ & 220 \end{aligned}$ | $\begin{gathered} 1000 \\ 600 \\ 300 \\ 250 \end{gathered}$ | ns |
| $\mathrm{t}_{\text {PHL }}$ | Maximum Propagation Delay, Reset to Any Q (Figures 2 and 4) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 195 \\ & 75 \\ & 39 \\ & 33 \end{aligned}$ | $\begin{gathered} 245 \\ 100 \\ 49 \\ 42 \end{gathered}$ | $\begin{aligned} & 300 \\ & 125 \\ & 61 \\ & 53 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH, } \\ & \mathrm{t}_{\mathrm{PH}}, \end{aligned}$ | Maximum Propagation Delay, Qn to Qn+1 (Figures 3 and 4) | $\begin{aligned} & \hline 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \hline 75 \\ & 60 \\ & 15 \\ & 13 \end{aligned}$ | $\begin{aligned} & 95 \\ & 75 \\ & 19 \\ & 16 \end{aligned}$ | $\begin{aligned} & \hline 125 \\ & 95 \\ & 24 \\ & 20 \end{aligned}$ | ns |

AC CHARACTERISTICS $\left(C_{L}=50 \mathrm{pF}\right.$, Input $\left.\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}\right)$ - continued

|  | Parameter | $\begin{gathered} \mathrm{v}_{\mathbf{c c}} \\ \mathbf{V} \end{gathered}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85{ }^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| t ${ }_{\text {TLL }}$,$\mathrm{t}_{\text {THL }}$ | Maximum Output Transition Time, Any Output | 2.0 | 75 | 95 | 110 | ns |
|  | (Figures 1 and 4) | 3.0 | 27 | 32 | 36 |  |
|  |  | 4.5 | 15 | 19 | 22 |  |
|  |  | 6.0 | 13 | 16 | 19 |  |
| $\mathrm{C}_{\text {in }}$ | Maximum Input Capacitance |  | 10 | 10 | 10 | pF |

NOTE: For propagation delays with loads other than 50 pF , and information on typical parametric values, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

* For $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, typical propagation delay from Clock to other Q outputs may be calculated with the following equations:

$$
\begin{array}{ll}
\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}: \mathrm{tp}_{\mathrm{p}}=[93.7+59.3(\mathrm{n}-1)] \mathrm{ns} & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}: \mathrm{t}_{\mathrm{p}}=[30.25+14.6(\mathrm{n}-1)] \mathrm{ns} \\
\mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}: \mathrm{t}_{\mathrm{p}}=[61.5+34.4(\mathrm{n}-1)] \mathrm{ns} & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}: \mathrm{t}_{\mathrm{p}}=[24.4+12(\mathrm{n}-1)] \mathrm{ns}
\end{array}
$$

|  |  | Typical @ 25 ${ }^{\circ} \mathbf{C}, \mathbf{V}_{\mathbf{C C}}=\mathbf{5 . 0} \mathbf{V}$ |  |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance (Per Package)* | $\mathbf{p F}$ |  |

*Used to determine the no-load dynamic power consumption: $P_{D}=C_{P D} V_{C C}{ }^{2 f}+I_{C C} V_{C C}$. For load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

TIMING REQUIREMENTS (Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}$ )

|  | Parameter | $\underset{\mathrm{V}}{\mathrm{v}_{\mathrm{cc}}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85{ }^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\mathrm{t}_{\text {rec }}$ | Minimum Recovery Time, Reset Inactive to Clock (Figure 2) | 2.0 | 100 | 125 | 150 | ns |
|  |  | 3.0 | 75 | 100 | 120 |  |
|  |  | 4.5 | 20 | 25 | 30 |  |
|  |  | 6.0 | 17 | 21 | 25 |  |
| $\mathrm{t}_{\mathrm{w}}$ | Minimum Pulse Width, Clock (Figure 1) | 2.0 | 75 | 95 | 110 | ns |
|  |  | 3.0 | 27 | 32 | 36 |  |
|  |  | 4.5 | 15 | 19 | 23 |  |
|  |  | 6.0 | 13 | 16 | 19 |  |
| $\mathrm{t}_{\text {w }}$ | Minimum Pulse Width, Reset (Figure 2) | 2.0 | 75 | 95 | 110 | ns |
|  |  | 3.0 | 27 | 32 | 36 |  |
|  |  | 4.5 | 15 | 19 | 23 |  |
|  |  | 6.0 | 13 | 16 | 19 |  |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Maximum Input Rise and Fall Times (Figure 1) | 2.0 | 1000 | 1000 | 1000 | ns |
|  |  | 3.0 | 800 | 800 | 800 |  |
|  |  | 4.5 | 500 | 500 | 500 |  |
|  |  | 6.0 | 400 | 400 | 400 |  |

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

## MC74HC4060A

## PIN DESCRIPTIONS

## INPUTS

## Osc In (Pin 11)

Negative-edge triggering clock input. A high-to-low transition on this input advances the state of the counter. Osc In may be driven by an external clock source.

## Reset (Pin 12)

Active-high reset. A high level applied to this input asynchronously resets the counter to its zero state (forcing all Q outputs low) and disables the oscillator.

## OUTPUTS

Q4-Q10, Q12-Q14 (Pins 7, 5, 4, 6, 13, 15, 1, 2, 3)
Active-high outputs. Each Qn output divides the Clock input frequency by $2^{\mathrm{N}}$. The user should note the Q1, Q2, Q3 and Q11 are not available as outputs.

Osc Out 1, Osc Out 2 (Pins 9, 10)
Oscillator outputs. These pins are used in conjunction with Osc In and the external components to form an oscillator. When Osc In is being driven with an external clock source, Osc Out 1 and Osc Out 2 must be left open circuited. With the crystal oscillator configuration in Figure 6 , Osc Out 2 must be left open circuited.

## SWITCHING WAVEFORMS



Figure 1.


Figure 3.


Figure 2.


Figure 4. Test Circuit


Figure 5. Expanded Logic Diagram


Figure 6. Oscillator Circuit Using RC Configuration


Figure 7. Pierce Crystal Oscillator Circuit

TABLE 1. CRYSTAL OSCILLATOR AMPLIFIER SPECIFICATIONS $\left(T_{A}=25^{\circ} \mathrm{C}\right.$; Input $=\operatorname{Pin} 11$, Output $\left.=\operatorname{Pin} 10\right)$

| Type |  | Positive Reactance (Pierce) |
| :---: | :---: | :---: |
| Input Resistance, $\mathrm{R}_{\text {in }}$ |  | 60M 2 Minimum |
| Output Impedance, $\mathrm{Z}_{\text {out }}$ (4.5V Supply) |  | $200 \Omega$ (See Text) |
| Input Capacitance, $\mathrm{C}_{\text {in }}$ |  | 5pF Typical |
| Output Capacitance, $\mathrm{C}_{\text {out }}$ |  | 7pF Typical |
| Series Capacitance, $\mathrm{C}_{\mathrm{a}}$ |  | 5pF Typical |
| Open Loop Voltage Gain with Output at Full Swing, $\alpha$ | 3Vdc Supply 4Vdc Supply 5Vdc Supply 6Vdc Supply | 5.0 Expected Minimum 4.0 Expected Minimum 3.3 Expected Minimum <br> 3.1 Expected Minimum |

## PIERCE CRYSTAL OSCILLATOR DESIGN



Value are supplied by crystal manufacturer (parallel resonant crystal).
Figure 8. Equivalent Crystal Networks


NOTE: $\mathrm{C}=\mathrm{C} 1+\mathrm{C}_{\text {in }}$ and $\mathrm{R}=\mathrm{R} 1+\mathrm{R}_{\text {out }}$. $\mathrm{C}_{0}$ is considered as part of the load. $\mathrm{C}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{f}}$ typically have minimal effect below 2 MHz .

Figure 9. Series Equivalent Crystal Load


Values are listed in Table 1.
Figure 10. Parasitic Capacitances of the Amplifier

## MC74HC4060A

## DESIGN PROCEDURES

The following procedure applies for oscillators operating below 2 MHz where Z is a resistor R 1 . Above 2 MHz , additional impedance elements should be considered: $\mathrm{C}_{\text {out }}$ and $\mathrm{C}_{\mathrm{a}}$ of the amp, feedback resistor $\mathrm{R}_{\mathrm{f}}$, and amplifier phase shift error from $180^{\circ} \mathrm{C}$.

Step 1: Calculate the equivalent series circuit of the crystal at the frequency of oscillation.

$$
Z_{e}=\frac{-j X_{C_{0}}\left(R_{S}+j X_{L_{s}}-j X_{C_{S}}\right)}{-j X_{C_{0}}+R_{S}+j X_{L_{s}}-j X_{C_{S}}}=R_{e}+j X_{e}
$$

Reactance $\mathrm{j} \mathrm{X}_{\mathrm{e}}$ should be positive, indicating that the crystal is operating as an inductive reactance at the oscillation frequency. The maximum $\mathrm{R}_{\mathrm{s}}$ for the crystal should be used in the equation.

Step 2: Determine $\beta$, the attenuation, of the feedback network. For a closed-loop gain of $2, A_{v} \beta=2, \beta=2 / A_{v}$ where $A_{v}$ is the gain of the HC4060A amplifier.

Step 3: Determine the manufacturer's loading capacitance. For example: A manufacturer may specify an external load capacitance of 32 pF at the required frequency.

Step 4: Determine the required Q of the system, and calculate $\mathrm{R}_{\text {load }}$, For example, a manufacturer specifies a crystal Q of 100,000 . In-circuit $Q$ is arbitrarily set at $20 \%$ below crystal $Q$ or 80,000 . Then $R_{\text {load }}=\left(2 \pi f_{o} L_{S} / Q\right)-R_{S}$ where $L_{S}$ and $R_{S}$ are crystal parameters.

Step 5: Simultaneously solve, using a computer,

$$
\begin{align*}
& \left.\beta=\frac{X_{C} \cdot X_{C 2}}{R \cdot R_{e}+X_{C 2}\left(X_{e}-X_{C}\right)} \text { (with feedback phase shift }=180^{\circ}\right)  \tag{Eq1}\\
& X_{e}=X_{C 2}+X_{C}+\frac{R_{e} X_{C 2}}{R}=X_{C l o a d} \quad\left(\text { where the loading capacitor is an external load, not including } C_{0}\right)  \tag{Eq2}\\
& R_{\text {load }}=\frac{R X_{C_{0}} X_{C 2}\left[\left(X_{C}+X_{C 2}\right)\left(X_{C}+X_{C}\right)-X_{C}\left(X_{C}+X_{C_{0}}+X_{C 2}\right)\right]}{X_{C 2}{ }_{C 2}\left(X_{C}+X_{C_{0}}\right)^{2}+R^{2}\left(X_{C}+X_{C_{0}}+X_{C 2}\right)^{2}} \tag{Eq3}
\end{align*}
$$

Here $R=R_{\text {out }}+R 1$. $R_{\text {out }}$ is amp output resistance, $R 1$ is $Z$. The $C$ corresponding to $X_{C}$ is given by $C=C 1+C_{i n}$.
Alternately, pick a value for R 1 (i.e, let $\mathrm{R} 1=\mathrm{R}_{\mathrm{S}}$ ). Solve Equations 1 and 2 for C 1 and C 2 . Use Equation 3 and the fact that $\mathrm{Q}=2 \pi \mathrm{f}_{\mathrm{o}} \mathrm{L}_{\mathrm{S}} /\left(\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\text {load }}\right)$ to find in-circuit Q . If Q is not satisfactory pick another value for R 1 and repeat the procedure.

## CHOOSING R1

Power is dissipated in the effective series resistance of the crystal. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 limits the drive level.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at Osc Out 2 (Pin 9). The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

## SELECTING $\mathbf{R}_{\mathbf{f}}$

The feedback resistor, $\mathrm{R}_{\mathrm{f}}$, typically ranges up to $20 \mathrm{M} \Omega$. $\mathrm{R}_{\mathrm{f}}$ determines the gain and bandwidth of the amplifier. Proper bandwidth insures oscillation at the correct frequency plus roll-off to minimize gain at undesirable frequencies, such as
the first overtone. $\mathrm{R}_{\mathrm{f}}$ must be large enough so as to not affect the phase of the feedback network in an appreciable manner.

## ACKNOWLEDGEMENTS AND RECOMMENDED REFERENCES

The following publications were used in preparing this data sheet and are hereby acknowledged and recommended for reading:

Technical Note TN-24, Statek Corp.
Technical Note TN-7, Statek Corp.
D. Babin, "Designing Crystal Oscillators", Machine Design, March 7, 1985.
D. Babin, "Guidelines for Crystal Oscillator Design", Machine Design, April 25, 1985.

## ALSO RECOMMENDED FOR READING:

E. Hafner, "The Piezoelectric Crystal Unit-Definitions and Method of Measurement", Proc. IEEE, Vol. 57, No. 2, Feb., 1969.
D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", Electro-Technology, June, 1969.
P. J. Ottowitz, "A Guide to Crystal Selection", Electronic Design, May, 1966.


Figure 11. Timing Diagram

## PACKAGE DIMENSIONS

PDIP-16
N SUFFIX
CASE 648-08
ISSUE T


SOIC-16
D SUFFIX
CASE 751B-05
ISSUE J


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: MILLIMETER.
2. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
3. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
4. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL PROTRUSION SHALL BE 0.127 (0.005)
IN EXCESS OF THE D DIMENSION AT IN EXCESS OF THE D DIMENSION
MAXIMUM MATERIAL CONDITION.

|  | MILLIMETERS |  |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | ILI | MAX | MIN | MAX |  |
| A | 9.80 | 10.00 | 0.386 | 0.393 |  |
| B | 3.80 | 4.00 | 0.150 | 0.157 |  |
| C | 1.35 | 1.75 | 0.054 | 0.068 |  |
| D | 0.35 | 0.49 | 0.0014 | 0.019 |  |
| F | 0.40 | 1.25 | 0.016 | 0.049 |  |
| G | 1.27 | BSC | 0.050 BSC |  |  |
| J | 0.19 | 0.25 | 0.008 | 0.009 |  |
| K | 0.10 | 0.25 | 0.004 | 0.009 |  |
| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |  |
| P | 5.80 | 6.20 | 0.229 | 0.244 |  |
| R | 0.25 | 0.50 | 0.010 | 0.019 |  |

## PACKAGE DIMENSIONS

TSSOP-16
DT SUFFIX
CASE 948F-01
ISSUE A


## PACKAGE DIMENSIONS

SOEIAJ-16
F SUFFIX
CASE 966-01
ISSUE O


DETAIL $P$

VIEW P

notes.

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.
TOTAL IN EXCESS OF THE LEAD WIDTH
TOTAL IN EXCESS OF THE LEAD WIDTH
DIMENSION AT MAXIMUM MATERIAL CONDITIO
DIMENSION AT MAXIMUM MATERIAL CONDITION.
DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE
BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018 ).

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | --- | 2.05 | --- | 0.081 |
| $\mathrm{A}_{1}$ | 0.05 | 0.20 | 0.002 | 0.008 |
| b | 0.35 | 0.50 | 0.014 | 0.020 |
| C | 0.18 | 0.27 | 0.007 | 0.011 |
| D | 9.90 | 10.50 | 0.390 | 0.413 |
| E | 5.10 | 5.45 | 0.201 | 0.215 |
| e | 1.27 BSC |  | 0.050 BSC |  |
| $\mathrm{H}_{\mathrm{E}}$ | 7.40 | 8.20 | 0.291 | 0.323 |
| L | 0.50 | 0.85 | 0.020 | 0.033 |
| $\mathrm{L}_{\mathrm{E}}$ | 1.10 | 1.50 | 0.043 | 0.059 |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |
| $\mathrm{Q}_{1}$ | 0.70 | 0.90 | 0.028 | 0.035 |
| Z | --- | 0.78 | --- | 0.031 |

ON Semiconductor and 010 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082-1312 USA

Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada
Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.


[^0]:    *For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

